# High Speed Data Conversion & Signal Processing Solutions

# Ruggedization levels

	Air flow, Standard AS (VITA 47 EAC4)	Air flow, Rugged AR (VITA 47 EAC6)	Conduction Standard CS (VITA 47 ECC3)	Conduction Rugged CR [VITA47 ECC4] -40°C to +85°C (Card Edge)		
Operating Temperature	0°C to +55°C (1) (8 CFM airflow at sea level)	-40 to +70°C (1) (8 CFM airflow at sea level)	-40°C to +70°C (Card Edge)			
Non Operating Temperature	-40°C to +85°C	-50°C to +100°C	-50°C to +100°C	-55°C to +105°C		
Operating Vibration (Random)	5Hz - 100Hz +3 dB/octave 100Hz-1kHz = 0.04 g2/Hz 1kHz - 2kHz -6 dB/octave	5Hz - 100Hz +3 dB/octave 100Hz - 1kHz = 0.04 g2/Hz 1kHz - 2kHz -6 dB/octave	5Hz - 100Hz +3 dB/octave 100Hz - 1kHz = 0.1 g2/Hz 1kHz - 2kHz -6 dB/octave	5Hz - 100Hz +3 dB/octave 100Hz - 1kHz = 0.1 g2/Hz 1kHz - 2kHz -6 dB/octave		
Operating Shock	20g, 11 millisecond, half-sine	20g, 11 millisecond, half-sine	40g, 11 millisecond, half-sine	40g, 11 millisecond, half-sine		
Operating Relative Humidity	0% to 95% non-condensing	0% to 95% non-condensing	0% to 95% non-condensing	0% to 95% non-condensing		
Operating Altitude	@ 0 to 10,000 ft with adequate airflow	@ 0 to 30,000 ft with adequate airflow	@ 0 to 30,000 ft	@ 0 to 60,000 ft		
Conformal Coating	No	Optional (default acrylic 1B73)	Yes (default acrylic 1B73)	Yes (default acrylic 1B73)		







Specifications are subject to change without notice. All trademarks are property of their respective owners

Copyright © 2013 ApisSys SAS. All rights reserved. Z03-0120A.

AmpliconBenelux.com

IT and Instrumentation for Industry



## **Datasheet**



**AV 112** Wideband communication

3U VPX, Virtex 7 FPGA Single QSFP+ interfaces Conduction or Air-Cooled



AmpliconBenelux.com

IT and Instrumentation for Industry



Tel: +31 105298827

Fax: +31 105298828 Email: verkoop@ampliconbenelux.com



## High Speed Data Conversion

& Signal Processing Solutions

## **AV 112**

## **Applications**

- Real time processing
- · Wideband data communication
- · Data storage interface

### Features

- · One QSFP (Quad Small Form-Factor Pluggable) interface
- · Supports QSFP copper or optical transceivers up to 10 Gbps/lane
- · On board low jitter reference clock
- User programmable Xilinx® Virtex® 7 VX690T or VX980T FPGA
- Two banks 667 MHz 256M64 DDR3
- · 3U OpenVPX standard compliant
- · Air cooled and Conduction cooled rugged versions
- FPGA firmware cores
- · Windows® and Linux® drivers

### Overview

The AV112 is part of ApisSys' range of High Speed data conversion and signal processing solutions based on the ANSI/VITA 65, OpenVPX standard.

The AV112 is fully compliant with the OpenVPX standard, with default support for the MOD3-PAY-2F1F2U-16.2.1-3 and MOD3-PAY-2F1F2U-16.2.1-4 module profiles, PCle Gen 1 or Gen 2 on Data Planes and Expansion Plane plus 1000BASE-BX on Control planes.

The AV112 combines the very high processing power delivered by Xilinx® Virtex® 7 FPGA with one QSFP (Quad Small Form-Factor Pluggable) interface, making it ideally suited for embedded signal processing applications for data communication and data storage interface with support for datarate at up to 10 Gbps per link.

The AV112 provides one on board, user programmable, low jitter clock generator supporting reference clocks as required for PCle, SATA, SRIO, Fiber Channel, Aurora, Gbit Ethernet or XAUI

The AV112 includes one Xilinx® Virtex® 7 FPGA VX690T or VX980T for an impressive processing capability of up to more than 2 TMACs (Multiply Accumulate per second), two banks 667 MHz 256M64 DDR3 SDRAM memory for data processing and a 1 Gb synchronous FLASH memory for multiple firmware storage

The AV112 features a 32-bit microcontroller with USB 2.0 and 10/100 Ethernet interfaces intended to be used for system monitoring and supervision.

The AV112 comes with complete software drivers for Windows and Linux. An FPGA firmware package is provided including all cores necessary to build user FPGA applications.

## **Quad Small Form-Factor** Pluggable Transceiver

The AV112 supports one Quad Small Form-Factor Pluggable (QSFP) transceivers.

The AV112 supports optical QSFP transceivers for communication at up to 40 Gbps over distances up to 10 km.

The AV112 supports copper QSFP transceivers for communication at up to 40 Gbps over distances up to a few meters.

### Clocks

The AV112 provides one on-board, user programmable, low litter clock synthesizers generating as required for the high speed serial links (Xilinx Virtex® 7 GTH)

The clock frequency can be selected among the following:

- · 62.5 MHz, supporting GigE · 75 MHz and 150 MHz, supporting SATA
- 100 MHz, supporting PCle gen 1
- 106.25 MHz, supporting Serial FPDP and Fibre Channel
- 125 MHz, supporting PCle gen 1, GigE, Aurora and SRIO 1.25 and 2.5 Gbps
- 156.25 MHz, supporting XAUI, SRIO and Aurora 3.125 Gbps 159.375 MHz, supporting 10-G Fibre Channel
- 200 MHz and 250 MHz, supporting PCle gen 2
- 212.5 MHz, supporting 4-G Fibre Channel 312.5 MHz, supporting Aurora 5 and 6.25 Gbps and XGMII
- 625 MHz, supporting 10 GigE

## FPGΔ

Tel: +31 105298827

The AV112 is fitted with a Xilinx Virtex 7 VX690T or VX980T user programmable FPGA. Only few resources are used to control

and communicate with external hardware such as DDR3 SDRAM and monitoring subsystem, leaving most of the logic and block RAM and all DSP resources available for customer processing.

Dedicated to signal processing, the Xilinx Virtex 7 VX690T FPGA includes 693,120logics cells, 1,470 bloc RAM (36 Kbit each), 3,600 DSP48E1 slices and 3 PCle interface blocs. The most powerful version embeds a Xilinx Virtex 7 VX980T which provides 979,200 logics cells, 1,500 bloc RAM and 3,600 DSP48E1 slices for an impressive processing power of more than 2 TMACs.

The FPGA VX690T is delivered in -2 speed grade while the VX980T is delivered in -1 speed grade.

## Memoru

The AV112 includes two 667 MHz 256M64 DDR3 SDRAM memory banks (500 MHz for 980T version) and one 1 Gbit synchronous BPI FLASH used to store multiple FPGA configuration files.

## **VPX** interface

The AV112 features an OpenVPX VITA 65 compliant interface with support for two Fat Pipes for Data Plane, one Fat Pipe for Expansion Plane, two Ultra Thin Pipes for Control Plane and two User Defined Ultra Thin Pipes on P1. The AV112 also supports a USB2.0, a 10/100 Ethernet and 28 LVDS differential pairs on P2.

The AV112 features two low phase noise clock generators able to synthesize clock references for the FPGA GTHs from 100 MHz to 312.5 MHz, allowing support of all major protocols such as Aurora, GigE, PCle Gen 1 and Gen 2, SATA, SRIO and XAUI 10Gbit Ethernet up to 12.5 Gbps

### Microcontroller

The AV112 features a 32-bit 80 MHz microcontroller used primarily for board monitoring and supervision.

The microcontroller supports USB 2.0 and 10/100 Ethernet interfaces accessible on the VPX P2 user IO pins through an ApisSys AR102 Rear Transition Module or an ANSI/ VITA 46.10 compliant custom RTM board.

The microcontroller firmware includes all necessary features for board monitoring and supervision, including FPGA firmware downloads through Ethernet or USB.

The AV112 comes with a firmware package which includes VHDL cores allowing control and communication with all AV112 hardware

A base design is provided which demonstrates the use of the AV112 and gives users a starting point for firmware development. The AV112 firmware package is supported on the Xilinx VIVADO® 2012.4 design suite and later.


The AV112 is delivered with control software for Windows 7 and Linux.

## Ruggedization

The AV112 is delivered in air-cooled and conduction cooled standard or rugged versions for use in severe environmental condi-

Standard VITA 47 supported ruggedization levels are EAC4, EAC6, ECC3 and ECC4.

## **Datasheet**



- · Compliant with QSFP standard
- · 38-contact QSFP connector

## Reference Clock

- · 62.5 MHz, supported protocols: · GigE
- · 75 MHz, supported protocols: · SATA 1.5 Gbps
- 100 MHz, supported protocols:
- · PCle gen 1
- · 106.25 MHz, supported protocols:
- · Serial FPDP, 1 and 2 Gbps
- · Fibre Channel 1 and 2 Gbps · 125 MHz, supported protocols:
- · PCle gen 1
- · GigE · Aurora 1.25 and 2.5 Gbps
- 150 MHz, supported protocols: · SATA 1.5 and 3 Gbps
- 156.25 MHz, supported protocols:
- · XAUI 3.125 Gbps
- · SRIO 3.125 Gbps · Aurora 3.125 Gbps
- · 159.375 MHz, supported protocols:
- Fibre Channel 10 Gbps
- · 200 MHz, supported protocols: · PCle gen 2
- 250 MHz, supported protocols:
- · PCle gen 2
- · 312.25 MHz, supported protocols: · Aurora 5 and 6.25 Gbps
- · 625 MHz, supported protocols: 10 GiaE

- FPGA: Xilinx Virtex 7
- · XC7VX690T-2FFG1930 or · XC7VX980T-1FFG1930

## Memory

- · 2 banks 256M64 DDR3 SDRAM, 667 MHz (690T) or 500 MHz (980T) clock
- · One 1 Gbit NOR FLASH memory

## **VPX** interface

- · Data plane: two fat pipes
- · Expansion plane: one fat pipe
- · Control plane: 2 ultra-thin pipes · 2 user-defined ultra-thin pipes
- · USB2.0 and 10/100 Ethernet
- · 28 LVDS differential pairs

## Software support

- · Software Drivers:
- · Windows 7
- Linux
- Application example: · Windows and Linux

## Firmware support

· VHDL cores for all hardware resources

## Rase design

· Supported by Xilinx VIVADO 2012.4 and later

Fat Pipe x1

2x Ultra-thin Pipes

2x Ultra-thin Pipes

## Ruggedization

- · As per VITA 47:
- · Air cooled : EAC4 and EAC6
- · Conduction cooled : ECC3 and ECC4

AV112

### Power dissipation (980T) · +12V: 6.4 A max (76.7W)

- · +5V: 4.0 A max (19.8W)
- · +3.3V: 1.5 A max (5.1W) · +3.3VAUX: 0.3 A max (1.1W)

## Weight

- · Air cooled: 600g · Conduction cooled: 640g

## Ordering information

Part Number		Α	٧	112	-	rr	-	a
Ruggedization level	Air Standard	-	-	-	-	AS	-	-
	Air Rugged	-	-	-	-	AR	-	-
	Conduction Standard	-	-	-	-	CS	-	-
	Conduction Rugged	-	-	-	-	CR	-	-
Options 1	FPGA Virtex 7 VX980T-2	-	-	-	-	-	-	1
'	FPGA Virtex 7 VX690T-2	-	-	-	-	-	-	2

Copyright © 2013 ApisSys SAS. All rights reserved. Z03-0120A.



AmpliconBenelux.com

IT and Instrumentation for Industry



AmpliconBenelux.com

IT and Instrumentation for Industry

Fax: +31 105298828 Email: verkoop@ampliconbenelux.com

Tel: +31 105298827

Fax: +31 105298828 Email: verkoop@ampliconbenelux.com