

# ***InnoDisk FiD 2.5" SATA10000-RS***

**InnoDisk FiD 2.5" SATA10000-RS for SLC Solution**

**Datasheet**

**Ver1.7**

## Table of contents

<b>REVISION HISTORY</b> .....	<b>4</b>
<b>LIST OF TABLES</b> .....	<b>5</b>
<b>LIST OF FIGURES</b> .....	<b>8</b>
<b>1. PRODUCT OVERVIEW</b> .....	<b>9</b>
1.1 INTRODUCTION OF INNO DISK FiD 2.5" SATA10000-RS .....	9
1.2 PRODUCT VIEW.....	9
1.3 PRODUCT MODELS .....	9
1.4 SATA INTERFACE.....	10
<b>2. THEORY OF OPERATION</b> .....	<b>11</b>
2.1 OVERVIEW.....	11
2.2 SATA II CONTROLLER.....	11
2.3 ERROR DETECTION AND CORRECTION .....	11
2.4 WEAR-LEVELING.....	12
2.5 BAD BLOCKS MANAGEMENT .....	12
<b>3. INSTALLATION REQUIREMENTS</b> .....	<b>13</b>
3.1 FiD 2.5 SATA 10000-RS PIN DIRECTIONS .....	13
3.2 ELECTRICAL CONNECTIONS FOR FiD 2.5 SATA 10000-RS .....	13
3.3 FORM FACTOR .....	13
3.4 DEVICE DRIVE.....	14
<b>4. SPECIFICATIONS</b> .....	<b>15</b>
4.1 CE AND FCC COMPATIBILITY.....	15
4.2 RoHS COMPLIANCE .....	15
4.3 ENVIRONMENTAL SPECIFICATIONS .....	15
4.3.1 Temperature Ranges .....	15
4.3.2 Humidity .....	15
4.3.3 Shock and Vibration.....	15
4.3.4 Mean Time between Failures (MTBF) .....	15
4.4 ENDURANCE .....	16
4.5 TRANSFER MODE.....	16
4.6 PIN ASSIGNMENT .....	16
4.7 MECHANICAL DIMENSIONS.....	17
4.8 ASSEMBLY WEIGHT.....	17
4.9 PERFORMANCE.....	18



4.10 SEEK TIME .....	18
4.11 HOT PLUG .....	18
4.12 NAND FLASH MEMORY .....	18
4.13 ELECTRICAL SPECIFICATIONS .....	18
4.13.1 Power Requirement .....	18
4.13.2 Power Consumption.....	19
4.14 DEVICE PARAMETERS .....	19
<b>5. SUPPORTED ATA COMMANDS .....</b>	<b>20</b>
5.1 SUPPORTED ATA COMMANDS.....	20
5.1.1 Check power mode – 98H or E5H .....	21
5.1.2 Execute Device Diagnostic – 90H .....	21
5.1.3 IDLE .....	31
5.1.4 Idle Immediate .....	33
5.1.5 SMART .....	34
5.1.6 Read Multiple .....	39
5.1.7 Read Sector(s).....	41
5.1.8 Read Verify Sector.....	43
5.1.9 Read DMA .....	45
5.1.10 Set Feature .....	47
5.1.11 Set Multiple Mode .....	47
5.1.12 Set Sleep Mode .....	49
5.1.13 Flush Cache.....	50
5.1.14 Standby.....	52
5.1.15 Standby Immediate .....	54
5.1.16 Write Multiple .....	56
5.1.17 Write Sector .....	58
5.1.18 Write DMA.....	61
5.1.19 Execute Device Diagnostic .....	63
5.1.20 Security Set Password.....	64
5.1.21 Security Unlock.....	67
5.1.22 Security Erase Prepare.....	69
5.1.23 Security Erase Unit.....	71
5.1.24 Security Freeze Lock .....	73
5.1.25 Security Disable Password .....	75
5.1.26 Read BUFFER.....	77
5.1.27 WRITE BUFFER.....	79

## REVISION HISTORY

Revision	Description	Date
Preliminary	First Released	06/10/2008
1.0	Update ATA Command for SMART and Security	09/01/2008
1.1	Update vibration specification	12/12/2008
1.2	Update unpainted housing appearance and dimension	05/27/2009
1.3	1. Update ATA Command Value 2. Update power requirement and power consumption value 3. Change housing appearance and product picture	06/05/2009
1.4	Modify ATA command value and description	06/11/2009
1.5	Modify ID table description	06/24/2009
1.6	1. Modify ATA command value and description 2. Modify content of bad block management 3. Add power consumption and device parameters	11/23/2009
1.7	1. Modify performance info.	1/12/2010

## List of Tables

TABLE 1: SHOCK/VIBRATION TESTING FOR INNO DISK FiD 2.5" SATA 10000-RS .....	15
TABLE 2: INNO DISK FiD 2.5" SATA 10000-RS MTBF .....	16
TABLE 3: INNO DISK FiD 2.5" SATA 10000-RS PIN ASSIGNMENT.....	16
TABLE 4: INNO DISK FiD 2.5" SATA 10000-RS POWER REQUIREMENT .....	18
TABLE 5: POWER CONSUMPTION (MA).....	19
TABLE 6: DEVICE PARAMETERS .....	19
TABLE 7: ATA COMMANDS .....	20
TABLE 8: CHECK POWER MODE INFORMATION .....	21
TABLE 9: EXECUTE DEVICE DIAGNOSTIC INFORMATION .....	21
TABLE 10: IDENTIFY DEVICE COMMAND FOR NORMAL OUTPUTS INFORMATION .....	22
TABLE 11: IDENTIFY DEVICE COMMAND PARAMETERS .....	23
TABLE 12: IDLE COMMAND FOR INPUTS INFORMATION.....	32
TABLE 13: IDLE COMMAND SECTOR COUNT REGISTER CONTENTS INFORMATION .....	32
TABLE 14: IDLE COMMAND FOR NORMAL OUTPUTS INFORMATION .....	32
TABLE 15: IDLE COMMAND FOR ERROR OUTPUTS INFORMATION .....	33
TABLE 16: IDLE IMMEDIATE COMMAND FOR INPUTS INFORMATION .....	33
TABLE 17: IDLE IMMEDIATE COMMAND FOR NORMAL OUTPUTS INFORMATION .....	34
TABLE 18: SMART FEATURE REGISTER VALUES.....	34
TABLE 19: SMART COMMAND FOR INPUTS INFORMATION.....	35
TABLE 20: SMART COMMAND FOR NORMAL OUTPUTS INFORMATION .....	35
TABLE 21: ID OF SMART DATA STRUCTURE .....	36
TABLE 22: SMART COMMAND FOR ECC FAIL RECORD INFORMATION .....	36
TABLE 23: SMART COMMAND FOR AVERAGE/MAX ERASE COUNT INFORMATION .....	36
TABLE 24: SMART COMMAND FOR GOOD/SYSTEM BLOCK COUNT INFORMATION .....	36
TABLE 25: SMART ENABLE COMMAND FOR INPUTS INFORMATION.....	37
TABLE 26: SMART COMMAND FOR NORMAL OUTPUTS INFORMATION .....	37
TABLE 27: SMART DISABLE COMMAND FOR INPUTS INFORMATION .....	38
TABLE 28: SMART COMMAND FOR NORMAL OUTPUTS INFORMATION .....	38
TABLE 29: READ MULTIPLE COMMAND FOR INPUTS INFORMATION.....	39
TABLE 30: READ MULTIPLE COMMAND FOR NORMAL OUTPUT INFORMATION .....	40
TABLE 31: READ MULTIPLE COMMAND FOR ERROR OUTPUT INFORMATION .....	40
TABLE 32: READ SECTOR COMMAND FOR INPUTS INFORMATION .....	41
TABLE 33: READ SECTOR COMMAND FOR NORMAL OUTPUTS INFORMATION .....	42
TABLE 34: READ SECTOR COMMAND FOR ERROR OUTPUTS INFORMATION.....	42
TABLE 35: READ VERIFY SECTOR COMMAND FOR INPUTS INFORMATION.....	43
TABLE 36: READ VERIFY SECTOR COMMAND FOR NORMAL OUTPUT INFORMATION .....	44
TABLE 37: READ VERIFY SECTOR COMMAND FOR NORMAL OUTPUT INFORMATION .....	45
TABLE 38: READ DMA COMMAND FOR INPUTS INFORMATION .....	45
TABLE 39: READ DMA COMMAND FOR NORMAL OUTPUT INFORMATION .....	46



TABLE 40: READ DMA COMMAND FOR ERROR OUTPUT INFORMATION .....	47
TABLE 41: SET MULTIPLE MODE COMMAND FOR INPUTS INFORMATION .....	48
TABLE 42: SET MULTIPLE MODE COMMAND FOR NORMAL OUTPUT INFORMATION .....	48
TABLE 43: SET MULTIPLE MODE COMMAND FOR ERROR OUTPUTS INFORMATION .....	48
TABLE 44: SET SLEEP MODE FOR INPUTS INFORMATION .....	49
TABLE 45: SET SLEEP MODE FOR NORMAL OUTPUT INFORMATION .....	50
TABLE 46: SET SLEEP MODE FOR ERROR OUTPUT INFORMATION .....	50
TABLE 47: FLUSH CACHE COMMAND FOR INPUTS INFORMATION .....	51
TABLE 48: FLUSH CACHE COMMAND FOR NORMAL OUTPUT INFORMATION .....	51
TABLE 49: FLUSH CACHE COMMAND FOR ERROR OUTPUT INFORMATION .....	51
TABLE 50: STANDBY COMMAND FOR INPUTS INFORMATION .....	52
TABLE 51: STANDBY COMMAND FOR NORMAL OUTPUT INFORMATION .....	53
TABLE 52: STANDBY COMMAND FOR ERROR OUTPUT INFORMATION .....	53
TABLE 53: STANDBY IMMEDIATE COMMAND FOR INPUTS INFORMATION .....	54
TABLE 54: STANDBY IMMEDIATE COMMAND FOR NORMAL OUTPUT INFORMATION .....	54
TABLE 55: STANDBY IMMEDIATE COMMAND FOR ERROR OUTPUT INFORMATION .....	55
TABLE 56: WRITE MULTIPLE COMMAND FOR INPUTS INFORMATION .....	56
TABLE 57: WRITE MULTIPLE COMMAND FOR NORMAL OUTPUT INFORMATION .....	56
TABLE 58: WRITE MULTIPLE COMMAND FOR NORMAL OUTPUT INFORMATION .....	57
TABLE 59: WRITE SECTOR COMMAND FOR INPUTS INFORMATION .....	59
TABLE 60: WRITE SECTOR COMMAND FOR INPUTS INFORMATION .....	59
TABLE 61: WRITE SECTOR COMMAND FOR ERROR OUTPUTS INFORMATION .....	60
TABLE 62: WRITE DMA COMMAND FOR INPUT INFORMATION .....	61
TABLE 63: WRITE DMA COMMAND FOR NORMAL OUTPUT INFORMATION .....	61
TABLE 64: WRITE DMA COMMAND FOR ERROR OUTPUTS INFORMATION .....	62
TABLE 65: EXECUTE DEVICE DIAGNOSTIC COMMAND FOR INPUTS INFORMATION .....	63
TABLE 66: EXECUTE DEVICE DIAGNOSTIC COMMAND FOR NORMAL OUTPUTS INFORMATION .....	63
TABLE 67: EXECUTE DEVICE DIAGNOSTIC COMMAND FOR STATUS REGISTER INFORMATION .....	64
TABLE 68: SECURITY SET PASSWORD COMMAND FOR INPUTS INFORMATION .....	64
TABLE 69: SECURITY SET PASSWORD COMMAND FOR NORMAL OUTPUTS INFORMATION .....	65
TABLE 70: SECURITY SET PASSWORD COMMAND FOR ERROR OUTPUTS INFORMATION .....	65
TABLE 71: SECURITY SET PASSWORD COMMAND'S DATA CONTENT .....	66
TABLE 72: SECURITY SET PASSWORD COMMAND'S IDENTIFIER AND SECURITY LEVEL BIT INTERACTION .....	66
TABLE 73: SECURITY UNLOCK COMMAND FOR INPUTS INFORMATION .....	67
TABLE 74: SECURITY UNLOCK COMMAND FOR INPUTS INFORMATION .....	67
TABLE 75: SECURITY UNLOCK COMMAND FOR INPUTS INFORMATION .....	68
TABLE 76: SECURITY ERASE PREPARE COMMAND FOR INPUTS INFORMATION .....	69
TABLE 77: SECURITY ERASE PREPARE COMMAND FOR NORMAL OUTPUTS INFORMATION .....	69
TABLE 78: SECURITY ERASE PREPARE COMMAND FOR ERROR OUTPUTS INFORMATION .....	70
TABLE 79: SECURITY ERASE UNIT COMMAND FOR INPUTS INFORMATION .....	71
TABLE 80: SECURITY ERASE UNIT COMMAND FOR NORMAL OUTPUTS INFORMATION .....	71



InnoDisk FiD 2.5" SATA10000-RS

TABLE 81: SECURITY ERASE UNIT COMMAND FOR ERROR OUTPUTS INFORMATION .....	72
TABLE 82: SECURITY ERASE UNIT PASSWORD INFORMATION .....	73
TABLE 83: SECURITY FREEZE LOCK FOR INPUTS INFORMATION .....	73
TABLE 84: SECURITY FREEZE LOCK FOR NORMAL OUTPUTS INFORMATION .....	74
TABLE 85: SECURITY FREEZE LOCK FOR ERROR OUTPUTS INFORMATION .....	74
TABLE 86: SECURITY DISABLE PASSWORD COMMAND FOR INPUTS INFORMATION .....	75
TABLE 87: SECURITY DISABLE PASSWORD COMMAND FOR NORMAL OUTPUTS INFORMATION .....	76
TABLE 88: SECURITY DISABLE PASSWORD COMMAND FOR ERROR OUTPUTS INFORMATION .....	76
TABLE 89: SECURITY DISABLE PASSWORD COMMAND CONTENT .....	77
TABLE 90: READ BUFFER COMMAND FOR INPUTS INFORMATION .....	77
TABLE 91: READ BUFFER COMMAND FOR NORMAL OUTPUT INFORMATION .....	78
TABLE 92: READ BUFFER COMMAND FOR ERROR OUTPUT INFORMATION .....	78
TABLE 93: WRITE BUFFER COMMAND FOR INPUTS INFORMATION .....	79
TABLE 94: WRITE BUFFER COMMAND FOR NORMAL OUTPUT INFORMATION .....	79
TABLE 95: WRITE BUFFER COMMAND FOR ERROR OUTPUT INFORMATION .....	80



## List of Figures

FIGURE 1: INNO DISK FiD 2.5" SATA 10000-RS.....	9
FIGURE 2: INNO DISK FiD 2.5" SATA 10000-RS BLOCK DIAGRAM.....	11
FIGURE 3: SIGNAL SEGMENT AND POWER SEGMENT.....	13
FIGURE 4: FiD 2.5 SATA 10000-RS MECHANICAL DIMENSIONS.....	17



## 1. Product Overview

### 1.1 Introduction of InnoDisk FiD 2.5" SATA10000-RS

InnoDisk FiD 2.5" SATA10000-RS series supports SATA II standard (3.0Gb/s) interface with good performance and thus performs faster data transfer rate. Sustain read can reach up to 100MB per second (max), and sustain write reach up to 50MB per second (max). Moreover, InnoDisk FiD 2.5" SATA10000-RS is designed for industrial field with 2.5-inch form factor. The SSD have good performance, no latency time and small seek time. It effectively reduces the booting time of operation system and the power consumption is less than hard disk drive (HDD). InnoDisk FiD 2.5" SATA10000-RS can work in harsh environment. The SSD is vibration resistance, and can work in lower or higher temperature than HDD. InnoDisk FiD 2.5" SATA10000-RS complies with ATA protocol, no additional drives are required, and the SSD can be configured as a boot device or data storage device.

### 1.2 Product View



Figure 1: InnoDisk FiD 2.5" SATA 10000-RS

### 1.3 Product Models

InnoDisk FiD 2.5" SATA10000-RS is available in follow capacities.

FiD 2.5" SATA10000-RS 1GB (SLC)

FiD 2.5" SATA10000-RS 2GB (SLC)

FiD 2.5" SATA10000-RS 4GB (SLC)

FiD 2.5" SATA10000-RS 8GB (SLC)

FiD 2.5" SATA10000-RS 16GB (SLC)

FiD 2.5" SATA10000-RS 32GB (SLC)




## 1.4 SATA Interface

InnoDisk FiD 2.5" SATA10000-RS support SATA II interface, and compliant with SATA I. SATA II interface can work with Serial Attached SCSI (SAS) host system, which is used in server computer. InnoDisk FiD 2.5" SATA 10000-RS is compliant with Serial ATA Gen 1 and Gen 2 specifications (Gen2 supports 1.5Gbps /3.0Gbps data rate). SATA connector uses a 7-pin signal segment and a 15-pin power segment.

## 2. Theory of operation

### 2.1 Overview

Figure 2 shows the operation of InnoDisk FiD 2.5" SATA 10000-RS from the system level, including the major hardware blocks.



**Figure 2: InnoDisk FiD 2.5" SATA 10000-RS Block Diagram**

InnoDisk FiD 2.5" SATA 10000-RS integrates a SATA II controller and NAND flash memories. Communication with the host occurs through the host interface, using the standard ATA protocol. Communication with the flash device(s) occurs through the flash interface.

### 2.2 SATA II Controller

The SATA II controller is 3.0Gbps, and supports hot-plug. This SATA II controller support four flash IC and communicates with host interface, this SATA II controller can support the flash ICs both for 2kbyte and 4kbyte per page.

### 2.3 Error Detection and Correction

Highly sophisticated Error Correction Code algorithms are implemented. The ECC unit consists of the Parity Unit (parity-byte generation) and the Syndrome Unit (syndrome-byte computation). This unit implements an algorithm that can correct 8 bits per 512 bytes in an ECC block. Code-byte generation during write operations,



as well as error detection during read operation, is implemented on the fly without any speed penalties.

## 2.4 Wear-Leveling

Flash memory can be erased within a limited number of times. This number is called the **erase cycle limit** or **write endurance limit** and is defined by the flash array vendor. The erase cycle limit applies to each individual erase block in the flash device.

InnoDisk FiD 2.5" SATA 10000-RS uses a static wear-leveling algorithm to ensure that consecutive writes of a specific sector are not written physically to the same page and block in the flash. This spreads flash media usage evenly across all pages, thereby extending flash lifetime.

## 2.5 Bad Blocks Management

Bad Blocks are blocks that contain one or more invalid bits whose reliability are not guaranteed. The Bad Blocks may be presented while the SSD is shipped, or may develop during the life time of the SSD. The Bad Blocks will not exceed more than 6.25% of the total device volume. When the Bad Blocks is detected, it will be flagged, and not be used anymore. The SSD implement Bad Blocks management, Bad Block replacement, Error Correct Code to avoid data error occurred. The functions will be enabled automatically to transfer data from Bad Blocks to spare blocks, and correct error bit.

## 3. Installation Requirements

### 3.1 FiD 2.5 SATA 10000-RS Pin Directions




Figure 3: Signal Segment and Power Segment

### 3.2 Electrical Connections for FiD 2.5 SATA 10000-RS

A Serial ATA device may be either directly connected to a host or connected to a host through a cable. For connection via cable, the cable should be no longer than 1 meter. The SATA interface has a separate connector for the power supply. Please refer to the pin description for further details.


### 3.3 Form Factor

Please prepare following things:

- Screw driver.
- Four M3 screws.
- SATA single cable (7-pin, Maximum length 1 meter).
- SATA power cable (15-pin).

Please turn off your computer, and open your computer's case. Find one of available 2.5-inch slot, and plug the SSD in. To use the screws fix the SSD. Plug in the SATA single cable, and power cable.

Please boot the installation Operation System from CD-ROM, and install Operation System into SSD.



**Figure 4: FiD 2.5" SATA 10000-RS Mechanical Screw Hole**

### 3.4 Device drive

No additional device drives are required. The InnoDisk FiD 2.5" SATA 10000-RS can be configured as a boot device.

## 4. Specifications

### 4.1 CE and FCC Compatibility

InnoDisk FiD 2.5" SATA 10000-RS conforms to CE and FCC requirements.

### 4.2 RoHS Compliance

InnoDisk FiD 2.5" SATA 10000-RS is fully compliant with RoHS directive.

### 4.3 Environmental Specifications

#### 4.3.1 Temperature Ranges

Operating Temperature Range:

- Standard Grade: 0°C to +70°C
- Industrial Grade: -40°C to +85°C

Storage Temperature Range:

- Standard Grade: -55°C to +95°C
- Industrial Grade: -55°C to +95°C

#### 4.3.2 Humidity

Relative Humidity: 10-95%, non-condensing

#### 4.3.3 Shock and Vibration

**Table 1: Shock/Vibration Testing for InnoDisk FiD 2.5" SATA 10000-RS**

Reliability	Test Conditions	Reference Standards
Vibration	7 Hz to 2K Hz, 20G, 3 axes	IEC 68-2-6
Mechanical Shock	Duration: 0.5ms, 1500 G, 3 axes	IEC 68-2-27

#### 4.3.4 Mean Time between Failures (MTBF)

Table 2 summarizes the MTBF prediction results for various InnoDisk FiD 2.5" SATA 10000-RS configurations. The analysis was performed using a RAM Commander™ failure rate prediction.

- **Failure Rate:** The total number of failures within an item population, divided by the total number of life units expended by that population, during a particular measurement interval under stated condition.
- **Mean Time between Failures (MTBF):** A basic measure of reliability for repairable items: The mean number of life units during which all parts of the item perform within their specified limits, during a particular

measurement interval under stated conditions.

**Table 2: InnoDisk FiD 2.5" SATA 10000-RS MTBF**

Product	Condition	MTBF (Hours)
InnoDisk FiD 2.5" SATA 10000-RS	Telcordia SR-332 GB, 25°C	TBD

#### 4.4 Endurance

Read Cycles: Unlimited Read Cycles.

Data Retention: 10 years.

Wear-Leveling Algorithm: Support.

Bad Blocks Management: Support

Error Correct Code: Support

#### 4.5 Transfer Mode

InnoDisk FiD 2.5" SATA 10000-RS support following transfer mode:

PIO Mode 0~4

Ultra DMA 0~6

Serial ATA I 1.5Gbps

Serial ATA II 3.0Gbps

#### 4.6 Pin Assignment

InnoDisk FiD 2.5" SATA 10000-RS uses a standard SATA pin-out. See Table 3 for InnoDisk FiD 2.5" SATA 10000-RS pin assignments.

**Table 3: InnoDisk FiD 2.5" SATA 10000-RS Pin Assignment**

Name	Type	Description
S1	GND	NA
S2	A+	Differential Signal Pair A
S3	A-	
S4	GND	NA
S5	B-	Differential Signal Pair B
S6	B+	
S7	GND	NA
Key and Spacing separate signal and power segments		
P1	V33	3.3V Power
P2	V33	3.3V Power
P3	V33	3.3V Power, Pre-charge
P4	GND	NA
P5	GND	NA



P6	GND	NA
P7	V5	5V Power, Pre-Charge
P8	V5	5V Power
P9	V5	5V Power
P10	GND	NA
P11	DAS/DSS	Device Activity Signal / Disable Staggered Spinup
P12	GND	NA
P13	V12	12V Power, Pre-charge
P14	V12	12V Power
P15	V12	12V Power

### 4.7 Mechanical Dimensions




Figure 4: FiD 2.5 SATA 10000-RS mechanical dimensions

### 4.8 Assembly weight

An InnoDisk FiD 2.5" SATA 10000-RS within SLC flash ICs, 8GB's weight is 90 grams approx. If the capacity is different, the flash chip's weight needs to be added. However, the total weight of SSD will be less than 95 grams.

## 4.9 Performance

Burst Transfer Rate : 3.0 Gbps

- 1GB、2GB :  
Sustained Read (Max.) : 35MB/sec  
Sustained Write (Max.) : 12MB/sec
- 4GB, 8GB, 16GB, and 32GB :  
Sustained Read (Max.) : 100MB/sec  
Sustained Write (Max.) : 50MB/sec

## 4.10 Seek Time

InnoDisk FiD 2.5" SATA 10000-RS is not a magnetic rotating design. There is no seek or rotational latency required.

## 4.11 Hot Plug

The SSD support hot plug function and can be removed or plugged-in during operation. User has to avoid hot plugging the SSD which is configured as boot device and installed operation system.

Surprise hot plug : The insertion of a SATA device into a backplane (combine signal and power) that has power present. The device powers up and initiates an OOB sequence.

Surprise hot removal: The removal of a SATA device from a powered backplane, without first being placed in a quiescent state.

## 4.12 NAND Flash Memory

InnoDisk FiD 2.5" SATA 10000-RS uses Single Level Cell (SLC) NAND flash memory, which is non-volatility, high reliability and high speed memory storage. There are only two statuses 0 or 1 of one cell. Read or Write data to flash memory for SSD is control by micro processor.

## 4.13 Electrical Specifications

### 4.13.1 Power Requirement

Table 4: InnoDisk FiD 2.5" SATA 10000-RS Power Requirement

Item	Symbol	Rating	Unit
Input voltage	V <sub>IN</sub>	+5DC +- 5% 180mA (max.)	V

## 4.13.2 Power Consumption

Table 5: Power Consumption (mA)

Mode	Power Consumption
	SLC
Read	100
Write	150
Idle	55

## 4.14 Device Parameters

FiD 2.5 SATA 10000-RS device parameters are shown in Table 6.

Table 6: Device parameters

Capacity	LBA	Cylinders	Heads	Sectors	User Capacity
1GB	1965600	1950	16	63	959.77
2GB	3931200	3900	16	63	1919.53
4GB	7863408	7801	16	63	3839.55
8GB	15727824	15603	16	63	7679.6
16GB	31277056	16383	16	63	15272
32GB	62586880	16383	16	63	30560

## 5. Supported ATA Commands

### 5.1 Supported ATA Commands

InnoDisk FiD 2.5" SATA 10000-RS supports the commands listed in Table 7.

Table 7: ATA Commands

Class	Command	Code	FR	SC	SN	CY	DH	LBA
1	Check Power Mode	98H or E5H	-	-	-	-	D	-
1	Execute Device Diagnostic	90H	-	-	-	-	D	-
1	Erase Sector(s)	C0H	-	Y	Y	Y	Y	Y
2	Format Track	50H	-	Y	-	Y	Y	Y
1	Identify Device	ECH	-	-	-	-	D	-
1	NOP	00H	-	-	-	-	D	-
1	Read Buffer	E4H	-	-	-	-	D	-
1	Read Long Sector	22H or 23H	-	-	Y	Y	Y	Y
1	Read Verify Sector(s)	40H or 41H	-	Y	Y	Y	Y	Y
1	Recalibrate	1XH	-	-	-	-	D	-
1	Seek	7XH	-	-	Y	Y	Y	Y
1	Set Multiple Mode	C6H	-	Y	-	-	D	-
1	Set Sleep Mode	99H or E6H	-	-	-	-	D	-
1	Standby	96H or E2H	-	-	-	-	D	-
1	Standby Immediate	94H or E0H	-	-	-	-	D	-
2	Write Buffer	E8H	-	-	-	-	D	-

**Defines:**

FR: Feature Register

SC: Sector Count Register

SN: Sector Number Register

CY: Cylinder Registers

DH: Card/Device/Head Register

LBA: LBA Block Address Mode Supported

## 5.1.1 Check power mode – 98H or E5H

**Table 8: Check power mode information**

Register	7	6	5	4	3	2	1	0
Command(7)	98h or E5h							
C/D/H(6)	X			Drive	X			
Cylinder High(5)	X							
Cylinder Low(4)	X							
Sector Number(3)	X							
Sector Count(2)	X							
Feature(1)	X							

This command checks the power mode. If the CompactFlash Storage is in, going to, or recovering from the sleep mode, the SATADOM sets BSY, sets the Sector Count Register to 00h, clears BSY and generates an interrupt. If the SATADOM is in idle mode, the SATADOM sets BSY, sets the Sector Count Register to FFh, clears BSY and generates an interrupt.

## 5.1.2 Execute Device Diagnostic – 90H

**Table 9: Execute device diagnostic information**

Register	7	6	5	4	3	2	1	0
Command(7)	90h							
C/D/H(6)	X			Drive	X			
Cylinder High(5)	X							
Cylinder Low(4)	X							
Sector Number(3)	X							
Sector Count(2)	X							
Feature(1)	X							

This command performs the internal diagnostic tests implemented by the SATADOM. When the diagnostic command is issued in the True IDE Mode, the Drive bit is ignored and the diagnostic command is executed by both the Master and the Slave with the Master responding with status for both devices. The Diagnostic codes are shown in Table 34. Diagnostic Codes are returned in the Error Register at the end of the command.

Device register

**DEV** shall specify the selected device.

### 5.1.2.5 Outputs

#### 5.1.2.5.1 Normal outputs

**Table 10: Identify device command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

**DEV** shall indicate the selected device.

Status register

**BSY** shall be cleared to zero indicating command completion.

**DRDY** shall be set to one.

**DF** (Device Fault) shall be cleared to zero.

**DRQ** shall be cleared to zero.

**ERR** shall be cleared to zero.

#### 5.1.2.6 Prerequisites

**DRDY** set to one.

#### 5.1.2.7 Description

The IDENTIFY DEVICE command enables the host to receive parameter information from the device. When the command is issued, the device sets the BSY bit to one, prepares to transfer the 256 words of device identification data to the host, sets the DRQ bit to one, clears the BSY bit to zero, and asserts INTRQ if nIEN is cleared to zero. The host may then transfer the data by reading the Data register. Table 8 defines the arrangement and meaning of the parameter words in the buffer. All reserved bits or words shall be zero.

Some parameters are defined as a 16-bit value. A word that is defined as a 16-bit value places the most significant bit of the value on signal line DD15 and the least significant bit on signal line DD0. Some parameters are defined as 32-bit values (e.g. words (61:60)). Such fields are transfer using two successive word transfers. The device will first transfer the least significant bits, bits (15:0) of the value, on signal lines DD(15:0) respectively. After the least significant bits have been transferred, the most significant bits, bits(31:16) of the value, shall be transferred on DD(15:0) respectively.

Some parameters are defined as a string of ASCII characters.

**Table 11: Identify device command parameters**

Word	Description	Value
0	General configuration bit-significant information: 15 0 = ATA device 14-8 Retired 7 1 = removable media device 6 Obsolete 5-3 Retired 2 Response incomplete 1 Retired 0 Reserved	0040h
1	Obsolete	XXXXh
2	Specific configuration	C837h
3	Obsolete	0010h
4-5	Retired	0000h
6	Obsolete	003Fh
7-8	Reserved for assignment by the CompactFlash™ Association	0000h
9	Retired	0000h
10-19	Serial number (20 ASCII characters)	20 ASCII characters
20-21	Retired	0000h
22	Obsolete	0000h
23-26	Firmware revision (8 ASCII characters)	8 ASCII characters
27-46	Model number (40 ASCII characters)	40 ASCII characters
47	15-8 80h 7-0 00h = Reserved 01h-FFh = Maximum number of sectors that shall be transferred per interrupt on READ/WRITE MULTIPLE commands	8001h
48	Reserved	0000h
49	Capabilities 15-14 Reserved for the IDENTIFY PACKET DEVICE command. 13 1 = Standby timer values as specified in this standard are supported 0 = Standby timer values shall be managed by the device 12 Reserved for the IDENTIFY PACKET DEVICE command. 11 1 = IORDY supported 0 = IORDY may be supported 10 1 = IORDY may be disabled	2F00h

	<p>9 1 = LBA supported</p> <p>8 1 = DMA supported.</p> <p>7-0 Retired</p>	
50	<p>Capabilities</p> <p>15 Shell be cleared to zero</p> <p>14: Shall be set to one</p> <p>13-2 Reserved</p> <p>1 Obsolete</p> <p>0 Shall be set to one to indicate a device specific Standby timer value minimum.</p>	4000h
51-52	Obsolete	0000h
53	<p>15-3 Reserved</p> <p>2 1 = the fields reported in word 88 are valid Reserved 0 = the fields reported in word 88 are not valid</p> <p>1 1 = the fields reported in words (70:64) are valid 0 = the fields reported in words (70:64) are not valid</p> <p>0 Obsolete</p>	0007h
54	Number of current logical cylinders	XXXXh
55	Number of current logical heads	XXXXh
56	Number of current logical sectors per logical track	XXXXh
57-58	Current capacity in sectors	XXXXh
59	<p>15-9 Reserved</p> <p>8 1 = Multiple sector setting is valid</p> <p>7-0 xxh = Current setting for number of sectors that shall be transferred per interrupt on R/W Multiple command</p>	0101h
60-61	Total number of user addressable sectors	XXXXXXXXh
62	Obsolete	0000h
63	<p>15-11 Reserved</p> <p>10 1 = Multiword DMA mode 2 is selected 0 = Multiword DMA mode 2 is not selected</p> <p>9 1 = Multiword DMA mode 1 is selected 0 = Multiword DMA mode 1 is not selected</p> <p>8 1 = Multiword DMA mode 0 is selected 0 = Multiword DMA mode 0 is not selected</p> <p>7-3 Reserved</p> <p>2 1 = Multiword DMA mode 2 and below are supported</p> <p>1 1 = Multiword DMA mode 1 and below are supported</p> <p>0 1 = Multiword DMA mode 0 is supported</p>	XX07h
64	<p>15-8 Reserved</p> <p>7-0 PIO modes supported</p>	0003h





65	Minimum Multiword DMA transfer cycle time per word 15-0 Cycle time in nanoseconds	0078h
66	Manufacturer's recommended Multiword DMA transfer cycle time 15-0 Cycle time in nanoseconds	0078h
67	Minimum PIO transfer cycle time without flow control 15-0 Cycle time in nanoseconds	0078h
68	Minimum PIO transfer cycle time with IORDY flow control 15-0 Cycle time in nanoseconds	0078h
69-70	Reserved (for future command overlap and queuing)	0000h
71-74	Reserved for the IDENTIFY PACKET DEVICE command.	0000h
75	Queue depth 15-5 Reserved 4-0 Maximum queue depth - 1	0000h
76-79	Reserved for Serial ATA	0006h
80	Major version number 0000h or FFFFh = device does not report version 15 Reserved 14 Reserved for ATA/ATAPI-14 13 Reserved for ATA/ATAPI-13 12 Reserved for ATA/ATAPI-12 11 Reserved for ATA/ATAPI-11 10 Reserved for ATA/ATAPI-10 9 Reserved for ATA/ATAPI-9 8 Reserved for ATA/ATAPI-8 7 1 = supports ATA/ATAPI-7 6 1 = supports ATA/ATAPI-6 5 1 = supports ATA/ATAPI-5 4 1 = supports ATA/ATAPI-4 3 Obsolete 2 Obsolete 1 Obsolete 0 Reserved	00F0h
81	Minor version number 0000h or FFFFh = device does not report version 0001h-FFFFh = See 6.17.41	0000h
82	Command set supported. 15 Obsolete 14 1 = NOP command supported 13 1 = READ BUFFER command supported	304Bh

	<p>12 1 = WRITE BUFFER command supported</p> <p>11 Obsolete</p> <p>10 1 = Host Protected Area feature set supported</p> <p>9 1 = DEVICE RESET command supported</p> <p>8 1 = SERVICE interrupt supported</p> <p>7 1 = release interrupt supported</p> <p>6 1 = look-ahead supported</p> <p>5 1 = write cache supported</p> <p>4 Shall be cleared to zero to indicate that the PACKET Command feature set is not supported.</p> <p>3 1 = mandatory Power Management feature set supported</p> <p>2 1 = Removable Media feature set supported</p> <p>1 1 = Security Mode feature set supported</p> <p>0 1 = SMART feature set supported</p>	
83	<p>Command sets supported.</p> <p>15 Shall be cleared to zero</p> <p>14 Shall be set to one</p> <p>13 1 = FLUSH CACHE EXT command supported</p> <p>12 1 = mandatory FLUSH CACHE command supported</p> <p>11 1 = Device Configuration Overlay feature set supported</p> <p>10 1 = 48-bit Address feature set supported</p> <p>9 1 = Automatic Acoustic Management feature set supported</p> <p>8 1 = SET MAX security extension supported</p> <p>7 See Address Offset Reserved Area Boot, INCITS TR27:2001</p> <p>6 1 = SET FEATURES subcommand required to spinup after power-up</p> <p>5 1 = Power-Up In Standby feature set supported</p> <p>4 1 = Removable Media Status Notification feature set supported</p> <p>3 1 = Advanced Power Management feature set supported</p> <p>2 1 = CFA feature set supported</p> <p>1 1 = READ/WRITE DMA QUEUED supported</p> <p>0 1 = DOWNLOAD MICROCODE command supported</p>	5000h
84	<p>Command set/feature supported extension</p> <p>15 Shall be cleared to zero</p> <p>14 Shall be set to one</p> <p>13 1 = IDLE IMMEDIATE with UNLOAD FEATURE supported</p> <p>12 Reserved for technical report</p> <p>11 Reserved for technical report</p> <p>10 1 = URG bit supported for WRITE STREAM DMA EXT and WRITE STREAM EXT</p>	4000h



InnoDisk FiD 2.5" SATA10000-RS

	<p>9 1 = URG bit supported for READ STREAM DMA EXT and READ STREAM EXT</p> <p>8 1 = 64-bit World wide name supported</p> <p>7 1 = WRITE DMA QUEUED FUA EXT command supported</p> <p>6 1 = WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT commands supported</p> <p>5 1 = General Purpose Logging feature set supported</p> <p>4 1 = Streaming feature set supported</p> <p>3 1 = Media Card Pass Through Command feature set supported</p> <p>2 1 = Media serial number supported</p> <p>1 1 = SMART self-test supported</p> <p>0 1 = SMART error logging supported</p>	
85	<p>Command and feature sets supported or enabled</p> <p>15 Obsolete 0</p> <p>14 1 = NOP command enabled 0</p> <p>13 1 = READ BUFFER command enabled 1</p> <p>12 1 = WRITE BUFFER command enabled 1</p> <p>11 Obsolete 0</p> <p>10 1 = Host Protected Area feature set enabled 0</p> <p>9 1 = DEVICE RESET command enabled 0</p> <p>8 1 = SERVICE interrupt enabled 0</p> <p>7 1 = release interrupt enabled 0</p> <p>6 1 = look-ahead enabled X</p> <p>5 1 = Write Cache enabled X</p> <p>4 Shall be cleared to zero to indicate that the PACKET Command feature set is not supported. 0</p> <p>3 1 = Power Management feature set enabled 1</p> <p>2 1 = Removable Media feature set enabled 0</p> <p>1 1 = Security Mode feature set enabled X</p> <p>0 1 = SMART feature set enabled X</p>	
86	<p>Command set/feature enabled</p> <p>15-14 0 = Reserved</p> <p>13 1 = FLUSH CACHE EXT command supported</p> <p>12 1 = FLUSH CACHE command supported</p> <p>11 1 = Device Configuration Overlay supported</p> <p>10 1 = 48-bit Address features set supported 1000h</p> <p>9 1 = Automatic Acoustic Management feature set enabled</p> <p>8 1 = SET MAX security extension enabled by SET MAX SET PASSWORD</p> <p>7 See Address Offset Reserved Area Boot, INCITS TR27:2001</p> <p>6 1 = SET FEATURES subcommand required to spin-up after power-up</p> <p>5 1 = Power-Up In Standby feature set enabled</p>	

27

Ver1.7

Datasheet, January 2010



	<p>4 1 = Removable Media Status Notification feature set enabled</p> <p>3 1 = Advanced Power Management feature set enabled</p> <p>2 1 = CFA feature set enabled</p> <p>1 1 = READ/WRITE DMA QUEUED command supported</p> <p>0 1 = DOWNLOAD MICROCODE command supported</p>	
87	<p>Command and feature sets supported or enabled</p> <p>15 Shall be cleared to zero</p> <p>14 Shall be set to one</p> <p>13 1 = IDLE IMMEDIATE with UNLOAD FEATURE supported</p> <p>12 Reserved for technical report-</p> <p>11 Reserved for technical report-</p> <p>10 1 = URG bit supported for WRITE STREAM DMA EXT and WRITE STREAM EXT</p> <p>9 1 = URG bit supported for READ STREAM DMA EXT and READ STREAM EXT</p> <p>8 1 = 64 bit World wide name supported</p> <p>7 1 = WRITE DMA QUEUED FUA EXT command supported</p> <p>6 1 = WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT commands supported</p> <p>5 1 = General Purpose Logging feature set supported</p> <p>4 1 = Valid CONFIGURE STREAM command has been executed</p> <p>3 1 = Media Card Pass Through Command feature set enabled</p> <p>2 1 = Media serial number is valid</p> <p>1 1 = SMART self-test supported</p> <p>0 1 = SMART error logging supported</p>	4000h
88	<p>15 Reserved</p> <p>14 1 = Ultra DMA mode 6 is selected 0 = Ultra DMA mode 6 is not selected</p> <p>13 1 = Ultra DMA mode 5 is selected 0 = Ultra DMA mode 5 is not selected</p> <p>12 1 = Ultra DMA mode 4 is selected 0 = Ultra DMA mode 4 is not selected</p> <p>11 1 = Ultra DMA mode 3 is selected 0 = Ultra DMA mode 3 is not selected</p> <p>10 1 = Ultra DMA mode 2 is selected 0 = Ultra DMA mode 2 is not selected</p> <p>9 1 = Ultra DMA mode 1 is selected 0 = Ultra DMA mode 1 is not selected</p> <p>8 1 = Ultra DMA mode 0 is selected 0 = Ultra DMA mode 0 is not selected</p> <p>7 Reserved</p> <p>6 1 = Ultra DMA mode 6 and below are supported</p>	XX7Fh

	<p>5 1 = Ultra DMA mode 5 and below are supported</p> <p>4 1 = Ultra DMA mode 4 and below are supported</p> <p>3 1 = Ultra DMA mode 3 and below are supported</p> <p>2 1 = Ultra DMA mode 2 and below are supported</p> <p>1 1 = Ultra DMA mode 1 and below are supported</p> <p>0 1 = Ultra DMA mode 0 is supported</p>	
89	Time required for security erase unit completion	0001h
90	Time required for Enhanced security erase completion	0001h
91	Current advanced power management value	0000h
92	Master Password Revision Code	FFFEh
93	<p>Hardware reset result. The contents of bits (12:0) of this word shall change only during the execution of a hardware reset.</p> <p>15 Shall be cleared to zero.</p> <p>14 Shall be set to one.</p> <p>13 1 = device detected CBLID- above ViH 0 = device detected CBLID- below ViL</p> <p>12-8 Device 1 hardware reset result. Device 0 shall clear these bits to zero. Device 1 shall set these bits as follows:</p> <p>12 Reserved.</p> <p>11 0 = Device 1 did not assert PDIAG-. 1 = Device 1 asserted PDIAG-.</p> <p>10-9 These bits indicate how Device 1 determined the device number: 00 = Reserved. 01 = a jumper was used. 10 = the CSEL signal was used. 11 = some other method was used or the method is unknown.</p> <p>8 Shall be set to one.</p> <p>7-0 Device 0 hardware reset result. Device 1 shall clear these bits to zero. Device 0 shall set these bits as follows:</p> <p>7 Reserved.</p> <p>6 0 = Device 0 does not respond when Device 1 is selected. 1 = Device 0 responds when Device 1 is selected.</p> <p>5 0 = Device 0 did not detect the assertion of DASP-. 1 = Device 0 detected the assertion of DASP-.</p> <p>4 0 = Device 0 did not detect the assertion of PDIAG-. 1 = Device 0 detected the assertion of PDIAG-.</p> <p>3 0 = Device 0 failed diagnostics. 1 = Device 0 passed diagnostics.</p> <p>2-1 These bits indicate how Device 0 determined the device number: 00 = Reserved.</p>	XXXXh

	<p>01 = a jumper was used.</p> <p>10 = the CSEL signal was used.</p> <p>11 = some other method was used or the method is unknown.</p> <p>0 Shall be set to one.</p>	
94	<p>15-8 Vendor's recommended acoustic management value.</p> <p>7-0 Current automatic acoustic management value.</p>	0000h
95	Stream Minimum Request Size	0000h
96	Streaming Transfer Time - DMA	0000h
97	Streaming Access Latency - DMA and PIO	0000h
98-99	Streaming Performance Granularity	0000h
100-103	Maximum user LBA for 48-bit Address feature set.	0000h
104	Streaming Transfer Time - PIO	0000h
105	Reserved	0000h
106	<p>Physical sector size / Logical Sector Size</p> <p>15 Shall be cleared to zero</p> <p>14 Shall be set to one</p> <p>13 1 = Device has multiple logical sectors per physical sector.</p> <p>12 1= Device Logical Sector Longer than 256 Words</p> <p>11-4 Reserved</p> <p>3-0 2<sup>X</sup> logical sectors per physical sector</p>	4000h
107	Inter-seek delay for ISO-7779 acoustic testing in microseconds	0000h
108	<p>15-12 NAA (3:0)</p> <p>11-0 IEEE OUI (23:12)</p>	0000h
109	<p>15-4 IEEE OUI (11:0)</p> <p>3-0 Unique ID (35:32)</p>	0000h
110	15-0 Unique ID (31:16)	0000h
111	15-0 Unique ID (15:0)	0000h
112-115	Reserved for world wide name extension to 128 bits	0000h
116	Reserved for technical report-	0000h
117-118	Words per Logical Sector	0000h
119-120	Reserved	4000h
121-126	Reserved	0000h

127	Removable Media Status Notification feature set support 15-2 Reserved 1-0 00 = Removable Media Status Notification feature set not supported 01 = Removable Media Status Notification feature supported 10 = Reserved 11 = Reserved	0000h
128	Security Status 15-9 Reserved 8 Security level 0 = high, 1 = Maximum 7-6 Reserved 5 1= Enhanced security erase supported 4 1= Security count expired 3 1 = Security frozen 2 1 = Security locked 1 1 = Security enabled 0 1 = Security supported	0 X 0 1 X X X X 1
129-159	Vendor specific	3D3Dh
160	CFA power mode 1 15 Word 160 supported 14 Reserved 13 CFA power mode 1 is required for one or more commands implemented by the device 12 CFA power mode 1 disabled 11-0 Maximum current in ma	0000h
161-175	Reserved for assignment by the CompactFlash™ Association	0000h
176-205	Current media serial number	0000h
206-254	Reserved	0000h
255	Integrity word 15-8 Checksum 7-0 Signature	XXXXh

### 5.1.3 IDLE

#### 5.1.3.1 Command Code

E3h

#### 5.1.3.2 Feature Set

Power Management Feature Set.

#### 5.1.3.3 Protocol

Non-Data

#### 5.1.3.4 Inputs

Values other than zero in the Sector Count register when the IDLE command is issued shall determine the time period programmed into the Standby timer.

**Table 12: Idle command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Timer period value							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	Obs	DEV	Na	Na	Na	Na
Command	E3h							

Device register-

**DEV** shall specify the selected device.

**Table 13: Idle command sector count register contents information**

Sector Count register contents	Corresponding timeout period
0 (00h)	Timeout disabled
1-240 (01h-F0h)	(value*5)s
241-251 (F1h-FBh)	((Value-240)*30)min
252 (FCh)	21min
253 (FDh)	Period between 8 and 12 hrs
254 (FEh)	Reserved
255 (FFh)	21 min 15 s
NOTE – Times are approximate	

### 5.1.3.5 Normal Outputs

**Table 14: Idle command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

**DEV** shall indicate the selected device.

Status register-

**BSY** will be cleared to zero indicating command completion.

**DRDY** will be set to one.



**DF** (Device Fault) will be cleared to zero.

**DRQ** shall be cleared to zero.

**ERR** shall be cleared to zero.

### 5.1.3.6 Error Outputs

**Table 15: Idle command for error outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

### 5.1.3.7 Prerequisites

**DRDY** set to one

### 5.1.3.8 Description

The IDLE command allows the host to place the device in the idle mode and also set the Standby timer.

## 5.1.4 Idle Immediate

### 5.1.4.1 Command Code

E1h

### 5.1.4.2 Feature Set

Power Management Feature Set.

### 5.1.4.3 Protocol

Non-Data

### 5.1.4.4 Inputs

**Table 16: Idle immediate command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Command	E1h							

Device register-

**DEV** shall specify the selected device.

#### 5.1.4.5 Normal Outputs

**Table 17: Idle immediate command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

**DEV** shall indicate the selected device.

Status register-

**BSY** will be cleared to zero indicating command completion.

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** shall be cleared to zero.

**ERR** shall be cleared to zero.

#### 5.1.4.6 Prerequisites

**DRDY** set to one

#### 5.1.4.7 Description

The IDLE IMMEDIATE command allows the host to immediately place the device in the idle mode.

### 5.1.5 SMART

Individual SMART commands are identified by the value placed in the Feature register.

**Table 18: SMART Feature register values**

Value	Command
D0h	SMATR Read Data
D8h	SMART ENABLE OPERATIONS
D9h	SMART DISABLE OPERATIONS

#### 5.1.5.1 SMART Read Data

##### 5.1.5.1.1 Command Code

B0h with a Feature register value of D0h

##### 5.1.5.1.2 Feature Set

Smart Feature Set

- Operation when the SMART feature set is implemented.

### 5.1.5.1.3 Protocol

PIO data-in

### 5.1.5.1.4 Inputs

**Table 19: SMART command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	D0h							
Sector Count	Na							
LBA Low	Na							
LBA Mid	4Fh							
LBA High	C2h							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Command	B0h							

Device register-

**DEV** shall specify the selected device.

### 5.1.5.1.5 Normal Outputs

**Table 20: SMART command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

**DEV** shall indicate the selected device.

Status register-

**BSY** will be cleared to zero indicating command completion.

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** shall be cleared to zero.

**ERR** shall be cleared to zero.

### 5.1.5.1.6 Prerequisites

**DRDY** set to one. SMART enabled.

### 5.1.5.1.7 Description

This command returns the Device SMART data structure to the host.

**Table 21: ID of SMART data structure**

ID(Hex)	Description
E9	ECC Fail Record
EA	Average Erase Count, Max Erase Count
EB	Good Block Count, System Block Count

**ID: E9h**

**Table 22: Smart command for ECC fail record information**

Byte	Function	Description
0	ECC fail number	When failure bit is bigger than "ECC Fail number", this block will be marked as Bad Block.
1	Row address 3	Flash Block Address
2	Row address 2	Flash Block Address
3	Row address 1	Flash Block Address
4	Channel number of last ECC fail	NA
5	Bank number of last ECC fail	NA
6	Reserved	NA
7	Reserved	NA

**ID: EAh**

**Table 23: Smart command for average/max erase count information**

Byte	Function	Description
0	Average Erase Count (High Byte)	Average erase count of all blocks.
1	Average Erase Count	
2	Average Erase Count (Low Byte)	
3	Max Erase Count (High Byte)	Indicate a block which's erase count is the largest.
4	Max Erase Count	
5	Max Erase Count (Low Byte)	
6	Reserved	NA
7	Reserved	NA

- When the Maximum erase count is 255 bigger than average erase count, the wear-leveling will be executed.

**ID: EBh**

**Table 24: Smart command for good/system block count information**

Byte	Function	Description
0	Good Block Count (High Byte)	Total used blocks of SSD
1	Good Block Count	
2	Good Block Count (Low Byte)	
3	System(Free) Block Count (High Byte)	Free block of 8GB SSD. Free block has to be bigger than 20. When the free block count is less than 20, the SSD will be locked. For other capacities' free block have to be bigger than 40. When the free block count is less than 40, the SSD will be locked.
4	System(Free) Block Count (Low Byte)	
5	Reserved	NA
6	Reserved	NA
7	Reserved	NA

\*For SATA10000-RS 16GB SSD, the below values are only for SATA10000-RS 16GB SLC



- Good block count= User/Data area + System area + Spare block  
 Good block count=15272 + 16 + spare block  
 Spare block depends on the invalid block number when first shipment from Samsung
- System(Free) block count: Spare block number  
 Minimum system (free) block is 632  
 The system block count of SSD shipped is higher than 632.
- Available SMART information  
 Min good block count = 15272 + 16 + 632 = 15920  
 Min system (free) block count = 632

## 5.1.5.2 SMART ENABLE OPERATIONS

### 5.1.5.2.1 Command Code

B0h with a Feature register value of D8h

### 5.1.5.2.2 Feature Set

Smart Feature Set

### 5.1.5.2.3 Protocol

Non-data

### 5.1.5.2.4 Inputs

**Table 25: SMART Enable command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	D8h							
Sector Count	Na							
LBA Low	Na							
LBA Mid	4Fh							
LBA High	C2h							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Command	B0h							

Device register-

**DEV** shall specify the selected device.

### 5.1.5.2.5 Normal Outputs

**Table 26: SMART command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na



Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR
--------	-----	------	----	----	-----	----	----	-----

Device Register-

**DEV** shall indicate the selected device.

Status register-

**BSY** will be cleared to zero indicating command completion.

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** shall be cleared to zero.

**ERR** shall be cleared to zero.

### 5.1.5.2.6 Prerequisites

**DRDY** set to one.

### 5.1.5.2.7 Description

This command enables access to all SMART capabilities within device.

## 5.1.5.3 SMART DISABLE OPERATIONS

### 5.1.5.3.1 Command Code

B0h with a Feature register value of D9h

### 5.1.5.3.2 Feature Set

Smart Feature Set

### 5.1.5.3.3 Protocol

Non-data

### 5.1.5.3.4 Inputs

**Table 27: SMART DISABLE Command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	D9h							
Sector Count	Na							
LBA Low	Na							
LBA Mid	4Fh							
LBA High	C2h							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Command	B0h							

Device register-

**DEV** shall specify the selected device.

### 5.1.5.3.5 Normal Outputs

**Table 28: SMART command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							



LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

**DEV** shall indicate the selected device.

Status register-

**BSY** will be cleared to zero indicating command completion.

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** shall be cleared to zero.

**ERR** shall be cleared to zero.

#### 5.1.5.3.6 Prerequisites

**DRDY** set to one. SMART enabled.

#### 5.1.5.3.7 Description

This command disables all SMART capabilities within device.

## 5.1.6 Read Multiple

### 5.1.6.1 Command Code

C4h

### 5.1.6.2 Protocol

PIO data-in

### 5.1.6.3 Inputs

**Table 29: Read multiple command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector Count							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	Na	obs	DEV	LBA(27:24)			
Command	C4h							

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

**DEV** shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

5.1.6.4 Normal Output

Table 30: Read multiple command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

5.1.6.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

Table 31: Read multiple command for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	UNC	MC	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na							



LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**UNC** shall be set to one if data is uncorrectable.

**IDNF** shall be set to one if a user-accessible address is requested could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.6.6 Prerequisites

**DRDY** set to one.

#### 5.1.6.7 Description

This command reads the number of sectors specified in the sector Count register.

The number of sectors per block is defined by the content of word 59 in the IDENTIFY DEVICE response.

### 5.1.7 Read Sector(s)

#### 5.1.7.1 Command Code

20h

#### 5.1.7.2 Protocol

PIO data-in

#### 5.1.7.3 Inputs

**Table 32: Read sector command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector Count							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	Na	obs	DEV	LBA(27:24)			
Command	20h							

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

**DEV** shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

#### 5.1.7.4 Normal Output

**Table 33: Read sector command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

#### 5.1.7.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

**Table 34: Read sector command for error outputs information**

Register	7	6	5	4	3	2	1	0



Error	Na	UNC	MC	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

**Error register-**

**UNC** shall be set to one if data is uncorrectable.

**IDNF** shall be set to one if a user-accessible address is requested could not be found.

**LBA Low, LBA Mid, and LBA High, Device**

Shall be written with the address of first unrecoverable error.

**Status register**

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

**5.1.7.6 Prerequisites**

**DRDY** set to one.

**5.1.7.7 Description**

This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. This transfer shall begin at the sector specified in the LBA Low, LBA Mid, LBA High, and Device registers. The DRQ bit is always set to one prior to data transfer regardless of the presence or absence of an error condition. The device shall interrupt for each DRQ block transferred.

**5.1.8 Read Verify Sector**

**5.1.8.1 Command Code**

40h

**5.1.8.2 Protocol**

Non-data

**5.1.8.3 Inputs**

**Table 35: Read verify sector command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							



Sector Count	Sector Count				
LBA Low	LBA(7:0)				
LBA Mid	LBA(15:8)				
LBA High	LBA(23:16)				
Device	obs	Na	obs	DEV	LBA(27:24)
Command	40h				

**Sector Count-**

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

**LBA Low-**

Starting LBA bits (7:0).

**LBA Mid-**

Starting LBA bits (15:8)

**LBA High-**

Starting LBA bits (23:16)

**Device –**

The LBA bit shall be set to one to specify the address is an LBA.

**DEV** shall specify the selected device.

**Bit (3:0)** starting LBA bits (27:24)

### 5.1.8.4 Normal Output

**Table 36: Read verify sector command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

**Device register-**

**DEV** shall specify the selected device.

**Status register**

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

### 5.1.8.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination

of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred.

**Table 37: Read verify sector command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na	UNC	MC	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**UNC** shall be set to one if data is uncorrectable.

**IDNF** shall be set to one if a user-accessible address could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.8.6 Prerequisites

**DRDY** set to one.

#### 5.1.8.7 Description

This command is identical to the READ SECTOR(s) command, except that the device shall have read the data from the SSD, the DRQ bit is never set to one, and no data is transferred to the host.

### 5.1.9 Read DMA

#### 5.1.9.1 Command Code

C8h

#### 5.1.9.2 Protocol

DMA

#### 5.1.9.3 Inputs

**Table 38: Read DMA command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							



Sector Count	Sector Count							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	Na	obs	DEV	LBA(27:24)			
Command	C4h							

**Sector Count-**

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

**LBA Low-**

Starting LBA bits (7:0).

**LBA Mid-**

Starting LBA bits (15:8)

**LBA High-**

Starting LBA bits (23:16)

**Device –**

**DEV** shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

### 5.1.9.4 Normal Output

**Table 39: Read DMA command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

**Device register-**

**DEV** shall specify the selected device.

**Status register**

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

### 5.1.9.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first

unrecoverable error occurred. The amount of data transferred us indeterminate.

**Table 40: Read DMA command for error output information**

Register	7	6	5	4	3	2	1	0
Error	ICRC	UNC	MC	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**ICRC** shall be set to one if an interface CRC error has occurred during an Ultra DMA data transfer. The content of this bit is not applicable for Multiword DMA transfers.

**UNC** shall be set to one if data is uncorrectable.

**IDNF** shall be set to one if a user-accessible address could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.9.6 Prerequisites

**DRDY** set to one. The host shall initialize the DMA channel.

#### 5.1.9.7 Description

The READ DMA command allows the host to read data using the DMA data transfer protocol.

### 5.1.10 Set Feature

TBD

### 5.1.11 Set Multiple Mode

#### 5.1.11.1 Command Code

C6h

#### 5.1.11.2 Protocol

Non-data

#### 5.1.11.3 Inputs

If the content of the Sector Count Register is not zero, then the Sector Count register contains the number of sectors per block for the device to be used on all following READ/WRITE MULTIPLE commands. The content of the Sector Count register shall be less than or equal to the value in bits

(7:0) in word 47 in the IDENTIFY DEVICE information. The host should set the content of the Sector Count register to 1.

**Table 41: Set multiple mode command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector per block							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	C6h							

#### 5.1.11.4 Normal Output

**Table 42: Set multiple mode command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

#### 5.1.11.5 Error Outputs

**Table 43: Set multiple mode command for error outputs information**

Register	7	6	5	4	3	2	1	0





Error	Na	Na	obs	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.11.6 Prerequisites

**DRDY** set to one.

5.1.11.7 Description

This command establishes the block count for READ MULTIPLE, READ MULTI EXT, WRITE MULTIPLE.

SSD can only support 1 sector per block.

5.1.12 Set Sleep Mode

5.1.12.1 Command Code

E6h

5.1.12.2 Protocol

Non-data

5.1.12.3 Inputs

Table 44: Set sleep mode for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E6h							

Device register–

**DEV** shall specify the selected device.

5.1.12.4 Normal Output

**Table 45: Set sleep mode for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

#### 5.1.12.5 Error Outputs

**Table 46: Set sleep mode for error output information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.12.6 Prerequisites

**DRDY** set to one.

#### 5.1.12.7 Description

This command is the only way to cause the device to enter Sleep mode.

#### 5.1.13 Flush Cache

5.1.13.1 Command Code

E7h

5.1.13.2 Protocol

Non-data

5.1.13.3 Inputs

**Table 47: Flush cache command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E7h							

Device register–

**DEV** shall specify the selected device.

5.1.13.4 Normal Output

**Table 48: Flush cache command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

5.1.13.5 Error Outputs

**Table 49: Flush cache command for error output information**

Register	7	6	5	4	3	2	1	0
----------	---	---	---	---	---	---	---	---



Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**ABRT** may be set to one if the device is not able to complete the action requested by the command.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.13.6 Prerequisites

**DRDY** set to one.

#### 5.1.13.7 Description

This command is used by the host to request the device to flush the write cache. If there is data in write cache, that data shall be written to the SSD. The BSY bit shall remain set to one until all data has been successfully written or an error occurs.

### 5.1.14 Standby

#### 5.1.14.1 Command Code

E2h

#### 5.1.14.2 Protocol

Non-data

#### 5.1.14.3 Inputs

The value in the Sector Count register when the STANDBY command is issued shall determine the time period programmed into the Standby timer.

**Table 50: Standby command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							



Sector Count	Time period value				
LBA Low	Na				
LBA Mid	Na				
LBA High	Na				
Device	obs	Na	obs	DEV	Na
Command	E2h				

Device register–

**DEV** shall specify the selected device.

#### 5.1.14.4 Normal Output

**Table 51: Standby command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

#### 5.1.14.5 Error Outputs

**Table 52: Standby command for error output information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**ABRT** may be set to one if the device is not able to complete the action requested by the command.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.14.6 Prerequisites

**DRDY** set to one.

#### 5.1.14.7 Description

This command causes the device to enter the Standby mode.

If the Sector Count register is non-zero then Standby timer shall be enabled. The value in the Sector Count register shall be used determine the time programmed into the Standby timer. If the Sector Count register is zero then the Standby timer is disabled.

### 5.1.15 Standby Immediate

#### 5.1.15.1 Command Code

E0h

#### 5.1.15.2 Protocol

Non-data

#### 5.1.15.3 Inputs

**Table 53: Standby immediate command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E0h							

Device register–

**DEV** shall specify the selected device.

#### 5.1.15.4 Normal Output

**Table 54: Standby immediate command for normal output information**

Register	7	6	5	4	3	2	1	0



Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

5.1.15.5 Error Outputs

Table 55: Standby immediate command for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**ABRT** may be set to one if the device is not able to complete the action requested by the command.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.15.6 Prerequisites

**DRDY** set to one.

5.1.15.7 Description

This command causes the device to immediately enter the Standby mode.

## 5.1.16 Write Multiple

### 5.1.16.1 Command Code

C5h

### 5.1.16.2 Protocol

PIO data-out

### 5.1.16.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

**Table 56: Write multiple command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector Count							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	Na	obs	DEV	LBA(27:24)			
Command	C5h							

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

The LBA bit shall be set to one to specify the address is an LBA.

**DEV** shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

### 5.1.16.4 Normal Output

**Table 57: Write multiple command for normal output information**

Register	7	6	5	4	3	2	1	0





Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

### 5.1.16.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block register contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

**Table 58: Write multiple command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na	WP	MC	IDNF	MCR	ABRT	NM	Na
Sector Count	Na							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**IDNF** shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range user-accessible address is requested if command aborted is not returned.

**ABRT** shall be set to one if an error, include an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if an address outside of the range of user-accessible address is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device -

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.16.6 Prerequisites

DRDY set to one. If bit 8 of IDENTIFY DEVICE word 59 is cleared to zero, a successful SET MULTIPLE MODE command shall proceed a WRITE MULTIPLE command.

#### 5.1.16.7 Description

This command writes the number of sectors specified in the Sector Count register.

The number of sectors per block is defined by the content of word 59 of the IDENTIFY DEVICE response.

When the WRITE MULTIPLE command is issued, the SECTOR Count register contains the number of sectors (not the number of blocks) requested. The device shall interrupt for each DRQ block transferred.

IF the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:

$N = \text{Remainder (sector count / block count)}$ .

If the WRITE MULTIPLE command is received when WRITE MULTIPLE commands are disabled, the Write Multiple operation shall be rejected with command aborted.

Device errors encountered during WRITE MULTIPLE commands are posted after the attempted device write of the block or partial block transferred. The command ends with the sector in error, even if the error was in the middle of a block. Subsequent blocks are not transferred in the event of an error.

The contents of the Command Block Registers following the transfer of a data block that had a sector in error are undefined. The host should retry the transfer as individual requests to obtain valid error information. Interrupt pending is set when the DRQ bit is set to one at the beginning of each block or partial block.

### 5.1.17 Write Sector

#### 5.1.17.1 Command Code

30h

#### 5.1.17.2 Protocol

PIO data-out

### 5.1.17.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

**Table 59: Write sector command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector Count							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	LBA	obs	DEV	LBA(27:24)			
Command	30h							

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

The LBA bit shall be set to one to specify the address is an LBA.

**DEV** shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

### 5.1.17.4 Normal Output

**Table 60: Write sector command for inputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

### 5.1.17.5 Error Outputs

An unrecoverable error encountered during the execution if this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

**Table 61: Write sector command for error outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na	WP	MC	IDNF	MCR	ABRT	NM	Na
Sector Count	Na							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**IDNF** shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range of user-accessible addresses is requested if command aborted is not returned.

**ABRT** shall be set to one if an error, including an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if the device is not able to complete the action requested by the command. ABRT shall be set to one if an address outside of the range of user-accessible addresses is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

### 5.1.17.6 Prerequisites

**DRDY** set to one.

### 5.1.17.7 Description

This command writes from 1 to 256 sectors as specified in the Sector Count register. A sector

count of 0 requests 256 sectors. The device shall interrupt for each DRQ block transferred.

## 5.1.18 Write DMA

### 5.1.18.1 Command Code

CAh

### 5.1.18.2 Protocol

DMA

### 5.1.18.3 Inputs

The LBA Mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

**Table 62: Write DMA command for input information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector Count							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	obs	LBA	obs	DEV	LBA(27:24)			
Command	CAh							

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

The LBA bit shall be set to one to specify the address is an LBA.

**DEV** shall specify the selected device.

Bits (3:0) starting LBA bits (27:24)

Normal Output

**Table 63: Write DMA command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							

LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

## 5.1.18.4 Error Outputs

**Table 64: Write DMA command for error outputs information**

Register	7	6	5	4	3	2	1	0
Error	ICRC	WP	MC	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na							
LBA Low	LBA(7:0)							
LBA Mid	LBA(15:8)							
LBA High	LBA(23:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**ICRC** shall be set to one if an interface CRC error has occurred during an Ultra DMA data transfer. The content of this bit is not applicable for Multiword DMA transfers.

**IDNF** shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range of user-accessible address is requested if command aborted is not returned.

**ABRT** shall be set to one if an error, including an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if the device is not able to complete the action requested by the command. ABRT shall be set to one if an address outside of the range of user-accessible addresses is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register



**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.18.5 Prerequisites

DRDY set to one. The host shall initialize the DMA channel.

5.1.18.6 Description

The Write DMA command allows the host to write data using the DMA data transfer protocol.

**5.1.19 Execute Device Diagnostic**

5.1.19.1 Command Code

90h

5.1.19.2 Feature Set

General feature set

5.1.19.3 Protocol

Device diagnostic

5.1.19.4 Inputs

Only the command code (90h). All other registers shall be ignored.

**Table 65: Execute device diagnostic command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	90h							

Device –

DEV shall be ignored.

Normal Outputs

The diagnostic code written into the Error register is an 8-bit code.

**Table 66: Execute device diagnostic command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Diagnostic Code							
Sector Count	Signature							



LBA Low	Signature							
LBA Mid	Signature							
LBA High	Signature							
Device	Signature							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

Diagnostic Code

Sector Count, LBA Low, LBA Mid, LBA High, Device registers

Device signature

Device register

DEV shall be cleared to zero.

Status register

TBD

**Table 67: Execute device diagnostic command for status register information**

Code	Description
01h	Device passed
Others	Device failed

### 5.1.19.5 Error Outputs

Table 9 shows the error information that is returned as a diagnostic code in the Error register.

### 5.1.19.6 Prerequisites

This command shall be accepted regardless of the state of DRDY.

### 5.1.19.7 Description

This command shall cause the devices to perform the internal diagnostic tests.

## 5.1.20 Security Set Password

### 5.1.20.1 Command Code

F1h

### 5.1.20.2 Feature Set

Security Mode feature set

### 5.1.20.3 Protocol

PIO data-out

### 5.1.20.4 Inputs

**Table 68: Security set password command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							





LBA Mid	Na				
LBA High	Na				
Device	obs	Na	obs	Na	Na
Command	F1h				

Device –

DEV shall specify the selected device.

Normal Outputs

**Table 69: Security set password command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to zero.

**DRQ** will be cleared to zero

**ERR** will be set to zero.

## 5.1.20.5 Error Outputs

**Table 70: Security set password command for error outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

### 5.1.20.6 Prerequisites

DRDY set to one.

### 5.1.20.7 Description

This command transfer 512 byte of data from the host. Table 10 defines the content of this information. The data transferred controls the function of this command. Table 11 defines the interaction of the identifier and security level bits.

The revision code field shall be returned in the IDENTIFY DEVICE word 92. The valid revision codes are 0001h through FFFEh. A value of 0000h or FFFFh indicates that the Master Password Revision Code is not supported.

**Table 71: Security set password command's data content**

Word	Content
0	Control Word Bit 0 Identifier 0=set User password 1=set Master password Bits (7:1) Reserved Bit(8) Security level 0=High 1=Maximum Bits(15:9) Reserved
1-16	Password(32 bytes)
17	Master Password Revision Code()
18-255	Reserved

**Table 72: Security Set password command's identifier and security level bit interaction**

Identifier	Level	Command result
User	High	The password supplied with the command shall be saved as the new User password. The Lock mode shall be enabled from the next power-on or hardware reset. The device shall than be unlocked by



		either the User password it the previously set Master password.
User	Maximum	The password supplied with the command shall be saved as the new User password. The lock mode shall be enabled from the next power-on or hardware reset. The device shall then be unlocked by only the User password. The Master password previously set is still stored in the device but shall not be unlock
Master	High or Maximum	This combination shall set a Master password but shall not enable or disable the Lock mode. The security level is not changed. Master password revision code set to the value in Master Password Revision Code field.

**5.1.21 Security Unlock**

5.1.21.1 Command Code

F2h

5.1.21.2 Feature Set

Security Mode feature set

5.1.21.3 Protocol

PIO data-out

5.1.21.4 Inputs

**Table 73: Security unlock command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F2h							

Device register–

DEV shall specify the selected device.

Normal Outputs

**Table 74: Security unlock command for inputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							



LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to zero.

**DRQ** will be cleared to zero

**ERR** will be set to zero.

### 5.1.21.5 Error Outputs

The device shall return aborted if the device is in frozen mode.

**Table 75: Security unlock command for inputs information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

### 5.1.21.6 Prerequisites

DRDY set to one.

### 5.1.21.7 Description

This command transfers 512 bytes of data from the host. Table13 defines the content of this

information. If the Identifier bit is set to Master and the device is in high security level, then the password supplied shall be compared with the stored Master password. If the device is in maximum security level then the unlock shall be rejected.

If the Identifier bit is set to user then the device shall compare the supplied password with the stored User password. If the password compare fails then the device shall return command aborted to the host and decrements the unlock counter. This counter shall be initially set to five and shall be decremented for each password mismatch when SECURITY UNLOCK and SECURITY ERASE UNIT commands shall be command aborted until a power-on reset or a hardware reset. SECURITY UNLOCK commands issued when the device is unlocked have no effect on the unlock counter.

## 5.1.22 Security Erase Prepare

### 5.1.22.1 Command Code

F3h

### 5.1.22.2 Feature Set

Security Mode feature set

### 5.1.22.3 Protocol

Non-data

### 5.1.22.4 Inputs

**Table 76: Security erase prepare command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F3h							

Device register–

DEV shall specify the selected device.

Normal Outputs

**Table 77: Security erase prepare command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							

LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to zero.

**DRQ** will be cleared to zero

**ERR** will be set to zero.

### 5.1.22.5 Error Outputs

The device shall return aborted if the device is in Frozen mode.

**Table 78: Security erase prepare command for error outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT shall be set to one if the device is in Frozen mode. ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

### 5.1.22.6 Prerequisites

DRDY set to one.

### 5.1.22.7 Description



The SECURITY ERASE PREPARE command shall be issued immediately before the SECURITY ERASE UNIT command to enable device erasing and unlocking. This command prevents accidental loss of data on the device.

**5.1.23 Security Erase Unit**

5.1.23.1 Command Code

F4h

5.1.23.2 Feature Set

Security Mode feature set

5.1.23.3 Protocol

PIO data-out.

5.1.23.4 Inputs

**Table 79: Security erase unit command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na	Na	Na	Na
Command	F4h							

Device register–

DEV shall specify the selected device.

Normal Outputs

**Table 80: Security erase unit command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** shall be cleared to zero indicating command completion

**DRDY** shall be set to one.

**DF** (Device Fault) will be set to zero.

**DRQ** shall be cleared to zero

**ERR** shall be cleared to zero.

5.1.23.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

**Table 81: Security erase unit command for error outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT shall be set to one if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, or if the data area is not successfully overwritten. ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.23.6 Prerequisites

DRDY set to one. This command shall be immediately preceded by a SECURITY ERASE PREPARE command.

5.1.23.7 Description

This command transfer 512 bytes of data from the host. Table12 defines the content of this information. If the password does not match the password previously saved by the device, the device shall reject the command with command aborted.

The SECURITY ERASE PREPARE command shall be completed immediately prior to the SECURITY ERASE UNIT command. If the device receives a SECURITY ERASE UNIT command without an immediately prior SECURITY ERASE PREPARE command, the device



shall command abort the SECURITY ERASE UNIT command.

When Normal Erase mode is specified, the SECURITY ERASE UNIT command shall write binary zeroes to all user data areas. The Enhanced Erase mode is optional. When Enhanced Erase Mode is specified, the device shall write predetermined data patterns to all user areas. In Enhanced Erase mode, all previously written user data shall be overwritten, including sectors that are no longer in use due to reallocation.

This command shall disable the device Lock mode, however, the Master password shall still be stored internally within the device and may be reactivated later a new User password is set.

**Table 82: Security erase unit password information**

Word	Content
0	Control Word Bit 0 Identifier 0=Compare User password 1= Compare Master password Bit 1 Erase mode 0=Normal Erase 1=Enhanced Erase Bit(15:2) Reserved
1-16	Password (32 Bytes)
17-255	Reserved

**5.1.24 Security Freeze Lock**

5.1.24.1 Command Code

F5h

5.1.24.2 Feature Set

Security Mode feature set

5.1.24.3 Protocol

Non-data.

5.1.24.4 Inputs

**Table 83: Security freeze lock for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	Na	Na	Na	Na	Na
Command	F5h							

Device register–

DEV shall specify the selected device.

Normal Outputs

**Table 84: Security freeze lock for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** shall be cleared to zero indicating command completion

**DRDY** shall be set to one.

**DF** (Device Fault) will be set to zero.

**DRQ** shall be cleared to zero

**ERR** shall be cleared to zero.

### 5.1.24.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

**Table 85: Security freeze lock for error outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT shall be set to one if the device is in locked mode. ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.24.6 Prerequisites

DRDY set to one.

#### 5.1.24.7 Description

The SECURITY FREEZE LOCK command shall set the device to Frozen mode. After command completion any other commands that update the device Lock mode shall be command aborted. Frozen mode shall be disabled by power-off or hardware reset. If SECURITY FREEZE LOCK shall be issued when the device in Frozen mode, the command executes and the device shall remain in Frozen mode.

Command disabled by SECURITY FREEZE LOCK are:

- SECURITY SET PASSWORD
- SECURITY UNLOCK
- SECURITY DISABLE PASSWORD
- SECURITY ERASE PREPARE
- SECURITY ERASE UNIT

### 5.1.25 Security Disable Password

#### 5.1.25.1 Command Code

F6h

#### 5.1.25.2 Feature Set

Security Mode feature set

#### 5.1.25.3 Protocol

PIO data-out.

#### 5.1.25.4 Inputs

**Table 86: Security disable password command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na	Na	Na	Na
Command	F6h							

Device register-

DEV shall specify the selected device.

Normal Outputs

**Table 87: Security disable password command for normal outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** shall be cleared to zero indicating command completion

**DRDY** shall be set to one.

**DF** (Device Fault) will be set to zero.

**DRQ** shall be cleared to zero

**ERR** shall be cleared to zero.

### 5.1.25.5 Error Outputs

The device shall return aborted if the device is in Locked mode, or device is in Frozen mode.

**Table 88: Security disable password command for error outputs information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

### 5.1.25.6 Prerequisites

DRDY set to one. Device shall be in Unlocked mode.

### 5.1.25.7 Description

The SECURITY DISABLE PASSWORD command transfer 512 bytes of data from the host. Table 13 defines the content of this information. If the password selected by word 0 matches the password previously saved by the device, the device shall disable the Lock mode. This command shall not change the Master password. The Master password shall be reactivated when a User password if set.

**Table 89: Security disable password command content**

Word	Content
0	Control Word Bit 0 Identifier 0=Compare User password 1= Compare Master password Bit(15:1) Reserved
1-16	Password (32 Bytes)
17-255	Reserved

## 5.1.26 Read BUFFER

### 5.1.26.1 Command Code

E4h

### 5.1.26.2 Protocol

PIO data-in

### 5.1.26.3 Inputs

**Table 90: Read Buffer command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E4h							

Device –

**DEV** shall specify the selected device.

### 5.1.26.4 Normal Output

**Table 91: Read Buffer command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

### 5.1.26.5 Error Outputs

The device shall return command aborted if the command is not supported.

**Table 92: Read Buffer command for error output information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**ABRT** shall be set to one if this command is not supported. **ABRT** may be set to one if the device is not able to complete the action requested by the command.

Device register -

**DEV** shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

#### 5.1.26.6 Prerequisites

**DRDY** set to one. The command prior to a READ BUFFER command shall be a WRITE BUFFER command.

#### 5.1.26.7 Description

The READ BUFFER command enables the host to read the current contents of the device's sector buffer.

The READ BUFFER and WRITE BUFFER commands shall be synchronized such that sequential WRITE BUFFER and READ BUFFER commands access the same 512 bytes within the buffer.

### 5.1.27 WRITE BUFFER

#### 5.1.27.1 Command Code

E8h

#### 5.1.27.2

General feature set

- Optional for devices not implementing the PACKET Command feature set.
- Use prohibited for devices implementing the PACKET Command feature set.

#### 5.1.27.3 Protocol

PIO data-out

#### 5.1.27.4 Inputs

**Table 93: Write Buffer command for inputs information**

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E8h							

Device register –

**DEV** shall specify the selected device.

#### 5.1.27.5 Normal Output

**Table 94: Write Buffer command for normal output information**

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							

LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be cleared to zero.

### 5.1.27.6 Error Outputs

The device shall return command aborted if the command is not supported.

**Table 95: Write Buffer command for error output information**

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**ABRT** shall be set to one if this command is not supported. **ABRT** may be set to one if the device is not able to complete the action requested by the command.

Device register -

**DEV** shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

### 5.1.27.7 Prerequisites

**DRDY** set to one.

### 5.1.27.8 Description

This command enables the host to write the contents of one sector in the device's buffer.

The READ BUFFER and WRITE BUFFER commands shall be synchronized within the device such





InnoDisk FiD 2.5" SATA10000-RS

---

that sequential WRITE BUFFER and READ BUFFER commands access the same 512 bytes within the buffer.